Article detail · 2019
CHiP: A Configurable Hybrid Parallel Covering Array Constructor
- Year
- 2019
- Type
- article
Data source split
- YÖKSİS YÖKSİS article record
- YÖKSİS venue IEEE Transactions on Software Engineering
- Catalog match (ISSN) IEEE Transactions on Software Engineering
- OpenAlex OpenAlex enrichment (abstract, citations, topics)
Abstract
OpenAlex · English
We present a configurable, hybrid, and parallel covering array constructor, called CHiP. CHiP is parallel in that it utilizes vast amount of parallelism provided by graphics processing units (GPUs). CHiP is hybrid in that it bundles the bests of two construction approaches for computing covering arrays; a metaheuristic search-based approach for efficiently covering a large portion of the required combinations and a constraint satisfaction-based approach for effectively covering the remaining hard-to-cover-by-chance combinations. CHiP is configurable in that a trade-off between covering array sizes and construction times can be made. We have conducted a series of experiments, in which we compared the efficiency and effectiveness of CHiP to those of a number of existing constructors by using both full factorial designs and well-known benchmarks. In these experiments, we report new upper bounds on covering array sizes, demonstrating the effectiveness of CHiP, and the first results for a higher coverage strength, demonstrating the scalability of CHiP.
Topics
Citations
OpenAlex cited_by_count. Not a WoS or Scopus citation count; those sources have no separate column here.
23 citations
OpenAlex cited_by_count (cache / database)
2 publications in the local catalog that cite this work (OpenAlex reference match; not the full global list).