Ortak Gate Fark Yükselteç Tabanlı CMOS İnverter Devresinin Auto-Zero Karşılaştırıcı Performansının İncelenmesi

İngilizce (OpenAlex)

The Investigation of Auto-Zero Comparator Performance of Common Gate Differential Amplifier Based CMOS Inverter Circuit Abstract - In this study, the performance of the common gate difference amplifier cmos inverter circuit as an auto-zero comparator circuit was investigated using 0.18μm CMOS process model in the NCSU Design Kit of the Cadence IC5141 design program. The performance of the proposed structure was compared with traditional inverter circuit and darlington cmos inverter circuit. In accordance with the results of DC analysis, the voltage gain of the proposed circuit is 138, 92 V/V and it has more gain than the investigated circuits. According to obtained simulation results, the rising edge and descending edge delay times are observed 0.81ns and 0.99ns while operating with a clock frequency of 5GHz and an input frequency the rising and the descending ramp signal of 50 MHz, respectively. The average power consumption of the proposed structure is 15,4mW under the same conditions. Index Terms— Common Gate Differential Amplifier Based CMOS Inverter Circuit, Auto-Zero Comparator, Darlington CMOS Inverter, Traditional Inverter Circuit Journal of Scientific, Technology and Engineering Research